

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

**EP 0 909 840 A1**

(12)

**EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
21.04.1999 Bulletin 1999/16

(51) Int Cl.<sup>6</sup>: **C30B 15/00**, C30B 15/14,  
C30B 29/06

(21) Application number: **98308020.1**

(22) Date of filing: **01.10.1998**

(84) Designated Contracting States:  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE**

Designated Extension States:  
**AL LT LV MK RO SI**

(30) Priority: **17.10.1997 JP 303483/97**

(71) Applicant: **SHIN-ETSU HANDOTAI COMPANY  
LIMITED**  
Chiyoda-ku Tokyo (JP)

(72) Inventors:  
• **Iida, Makoto, c/o Isobe R&D Center  
Annaka-shi, Gunma-ken (JP)**

- **Iino, Eiichi, c/o Isobe R&D Center  
Annaka-shi, Gunma-ken (JP)**
- **Kimura, Masanori, c/o Isobe R&D Center  
Annaka-shi, Gunma-ken (JP)**
- **Muraoka, Shozo, c/o Isobe R&D Center  
Annaka-shi, Gunma-ken (JP)**

(74) Representative: **Cooper, John et al  
Murgitroyd & Company,  
Chartered Patent Agents,  
373 Scotland Street  
Glasgow G5 8QA (GB)**

(54) **Method for producing a silicon single crystal having few crystal defects, and a silicon single crystal and silicon wafers produced by the method**

(57) A single crystal is grown in accordance with a Czochralski method such that the time for passing through a temperature zone of 1150-1080°C is 20 minutes or less, or such that the length of a portion of the single crystal corresponding to the temperature zone of 1150-1080°C in the temperature distribution is 2.0 cm or less. Alternatively, the single crystal is grown such that the time for passing through a temperature zone of 1250-1200°C is 20 minutes or less, or such that the

length of a portion of the single crystal corresponding to the temperature zone of 1250-1200°C in the temperature distribution is 2.0 cm or less. This method decreases both the density and size of so-called grown-in defects such as FPD (100 defects/cm<sup>2</sup> or less), LSTD, and COP (10 defects/cm<sup>2</sup> or less) to thereby enable efficient production of a single crystal having an excellent good chip yield (80% or greater) in terms of oxide dielectric breakdown voltage characteristics.

**EP 0 909 840 A1**

## Description

## BACKGROUND OF THE INVENTION

5 Field of the Invention.

[0001] The present invention relates to a method for producing a silicon single crystal in which the silicon single crystal is pulled in accordance with the Czochralski method (hereinafter referred to as the CZ method), and which can reduce the density and size of crystal defects, called grown-in defects, generated in the crystal in the course of the pulling operation, thereby enabling production of a silicon single crystal having an excellent oxide dielectric breakdown voltage characteristics. The present invention also relates to a silicon single crystal and silicon wafers produced by the method.

15 Description of the Related Art:

[0002] In order to cope with an increase in the degree of fineness and the degree of integration of semiconductor circuits, quality requirements are recently becoming severer on silicon single crystals which are used as a base material. Particularly, there has been required a reduction in density and size of grown-in defects such as flow pattern defects (FPD), laser scattering tomography defects (LSTD), and crystal originated particles (COP). In order to meet such a requirement, various measures have been employed.

[0003] For example, in order to decrease the above-described defects, there may be used a technique disclosed in Japanese Patent Application Laid-Open (*kokai*) No. 8-337490, in which the time for passing through a temperature zone of 1150-1080 °C during pulling of a single crystal is increased. This technique was developed as a result of investigations and studies regarding the relationship between the thermal history of a silicon single crystal during the growth thereof and introduced crystal defects. For example, when the time for passing through the 1150-1080°C temperature zone was made equal to or greater than 60 minutes, the FPD density decreased from 1000 defects/cm<sup>2</sup> to 400 defects/cm<sup>2</sup>. The good chip yield in terms of oxide-film dielectric breakdown strength which can be used as a parameter for evaluating device characteristics increased from a level below 50% to a level greater than 80%.

[0004] Meanwhile, recent studies have revealed that although the density of defects is decreased as the time for passing through the 1150-1080°C temperature zone is increased, the size of the defects increases. That is, changing the length of the time for passing through the temperature zone causes only a change in the ratio between the density and size of crystal defects but does not cause a change in the total volume of the crystal defects.

[0005] The oxide dielectric breakdown voltage characteristics which can be used as a parameter for evaluating device characteristics has a strong correlation with the density of crystal defects, and a better oxide dielectric breakdown voltage characteristics is obtained when the defects are relatively large in size and low in density. Therefore, in order to improve the oxide dielectric breakdown voltage characteristics, there has been employed a measure in which the density of defects is decreased at the sacrifice of an increase in the size of the defects.

[0006] However, it recently has been reported that defects having a larger size, called COP (Crystal Originated Particles), cause adverse effects on semiconductor devices. Therefore, there has arisen a requirement for concurrently achieving reduction of the density of defects or improvement of the dielectric breakdown strength, and reduction of the size of the defects.

## SUMMARY OF THE INVENTION

45 [0007] In view of the foregoing, an object of the invention is to establish a method of producing a single crystal, which can decrease both the density and size of so-called grown-in defects such as FPD, LSTD, and COP, to thereby enable efficient production of a single crystal having an excellent oxide dielectric breakdown voltage characteristics.

[0008] In order to achieve the above-described object, the present invention provides a method for producing a silicon single crystal in accordance with the CZ method, wherein the single crystal is grown such that the time for passing through a temperature zone of 1150-1080°C is 20 minutes or less.

50 [0009] The inventors of the present invention found that if a single crystal being grown is rapidly cooled such that the time for passing through the 1150-1080°C temperature zone is 20 minutes or less, there is a region where the FPD density starts to decrease due to the shortened passing time. When the time for passing through the temperature zone is decreased, the FPD density and the defect size both decrease, resulting in an increase in the good chip yield in terms of oxide dielectric breakdown voltage characteristics which can be used as a parameter for evaluating device characteristics. Thus, it becomes possible to stably produce a silicon single crystal by the CZ method and the wafer, which crystal has an extremely low defect density over the entire cross section of the crystal, while maintaining high productivity.

[0010] The present invention also provides a method for producing a silicon single crystal in accordance with a CZ method, wherein the single crystal is grown such that the length of a portion of the single crystal corresponding to a temperature zone of 1150-1080°C in the temperature distribution is 2.0 cm or less.

5 [0011] The inventors of the present invention found that if the length of the portion of the single crystal corresponding to a temperature zone of 1150-1080°C in the temperature distribution becomes 2.0 cm or less, the time for passing through the 1150-1080°C temperature zone is shortened even when the single crystal is grown at an ordinary pulling speed, whereby there is a region in which the FPD density starts to decrease. When the length of the portion of the single crystal corresponding to the temperature zone is decreased in order to shorten the time required for passing through the temperature zone, the FPD density and the defect size both decrease, resulting in an increase in the good  
10 chip yield in terms of oxide dielectric breakdown voltage characteristics. Thus, it becomes possible to stably produce a silicon single crystal and the wafer, which crystal has an extremely low defect density over the entire cross section of the crystal, while maintaining high productivity.

[0012] In the above-described producing methods of the present invention, the single crystal is preferably grown such that the above-described temperature zone is rapidly cooled, and the time for passing through a temperature  
15 zone of 1250-1200°C is 20 minutes or less, or such that the length of a portion of the single crystal corresponding to the temperature zone of 1250-1200°C in the temperature distribution is 2.0 cm or less.

[0013] That is, in the preferred producing method, the producing method by the CZ method in which a single crystal is grown such that the time for passing through the temperature zone of 1150-1080°C is 20 minutes or less, or such that the length of a portion of the single crystal corresponding to the temperature zone of 1150-1080°C in the temper-  
20 ature distribution is 2.0 cm or less, is combined with the producing method by the CZ method in which the single crystal is grown such that the time for passing through the temperature zone of 1250-1200°C is 20 minutes or less, or such that the length of a portion of the single crystal corresponding to the temperature zone of 1250-1200°C in the temper- ature distribution is 2.0 cm or less.

[0014] When a single crystal being grown is cooled rapidly such that the time for passing through the temperature  
25 zone of 1250-1200°C is 20 minutes or less, or such that the length of a portion of the single crystal corresponding to the temperature zone of 1250-1200°C in the temperature distribution is 2.0 cm or less, formation of crystal defect nuclei is prevented so that the FPD density decreases. Also, it was confirmed that when the time for passing through the temperature zone is shortened or when the length of the portion of the single crystal corresponding to the temperature zone is shortened, not only the number of crystal defects such as FPD but also the size of such defects decrease,  
30 resulting in an increase in the good chip yield in terms of oxide dielectric breakdown voltage characteristics (see Japanese Patent Application Laid-Open (*kokai*) No. 9-202684).

[0015] Therefore, when the method in which rapid cooling is performed in the temperature zone of 1250-1200°C is combined with the above-described method in which rapid cooling is performed in the temperature zone of 1150-1080°C, the density and size of defects can be decreased further.

35 [0016] That is, according to this method, both of high and low temperature zones are cooled rapidly, so that the time for passing these temperature zones becomes short enough to prevent coagulation and growth of crystal defects, and formation of crystal defect nuclei themselves can be suppressed. In this manner, the synergetic effect of the two-stage rapid cooling further decreases the density and size of defects such as FPD, so that the good chip yield in terms of oxide dielectric breakdown voltage characteristics can be increased.

40 [0017] The present invention also provides a silicon crystal produced in accordance with one of the producing methods of the present invention.

[0018] When the above-described rapid cooling method which has not conventionally been practiced is applied to crystal growth, not only the density of crystal defects such as FPD but also the size of such defects decrease, so that there can be obtained a silicon single crystal having an increased good chip yield in terms of oxide dielectric breakdown  
45 voltage characteristics of wafers obtained from the crystal.

[0019] The present invention further provides a silicon wafer whose FPD density is not greater than 100 defects/cm<sup>2</sup>, whose good chip yield in terms of oxide dielectric breakdown voltage characteristics is 80% or greater, and whose COP density is not greater than 10 defects/cm<sup>2</sup>.

50 [0020] In this way, when silicon wafers are sliced from the silicon crystal produced in accordance with one or the producing methods of the present invention and are then mirror-polished, wafers having an extremely low defect density and an excellent characteristic in terms of oxide dielectric breakdown voltage characteristics can be produced at a high yield.

[0021] As described above, when a single crystal is produced in accordance with the CZ method, the temperature zone of 1150-1080°C and/or the temperature zone of 1250-1200°C are cooled rapidly. Therefore, it is possible to  
55 produce high quality wafers in which the density of FPD is not greater than 100 defects/cm<sup>2</sup>, the density of COP is not greater than 10 defects/cm<sup>2</sup>, and the size of defects is extremely small, and whose good chip yield in terms of oxide dielectric breakdown voltage characteristics is 80% or greater. In addition, since the operation of pulling a single crystal can be performed while a high pulling speed is maintained, high quality crystals can be produced with high productivity.

## BRIEF DESCRIPTION OF THE DRAWINGS

[0022]

- 5 FIG. 1 is a graph showing the relationship between the speed of passing through a crystal rapid-cooling temperature zone and the density of FPD defects of resultant wafers;  
 FIG. 2 is a graph showing the relationship between the speed of passing through a crystal rapid-cooling temperature zone and the good chip yield of resultant wafers in terms of C-mode oxide dielectric breakdown voltage characteristics;  
 10 FIG. 3 is a schematic view showing the structure of a rapid-cooling type silicon single crystal pulling apparatus used in the present invention;  
 FIG. 4 is a schematic view showing the structure of a conventional gradual-cooling type silicon single crystal pulling apparatus; and  
 FIG. 5 is a schematic view showing the structure of a conventional silicon single crystal pulling apparatus

## DESCRIPTION OF THE INVENTION AND THE PREFERRED EMBODIMENTS

[0023] The present invention will now be described in detail, but the present invention is not limited thereto.

- 20 [0024] The inventors of the present invention found that in order to decrease both the density and size of various defects generated in a single crystal being pulled, it is effective to shorten the time for passing through a specific temperature zone or to shorten the length of a portion of the crystal corresponding to the specific temperature zone, i.e., to cause the crystal to have a thermal history such that the specific temperature zone is cooled rapidly. Based on this finding and through detailed investigations on various operating conditions, the present invention was completed.

[0025] First, terms appearing herein will be described.

- 25 1) FPD (Flow Pattern Defect) denotes flow patterns which, together with pits, are generated in the surface of a wafer which is sliced from a grown silicon single-crystal ingot and which is treated by the steps of: removing a damaged layer from the surface portion of the wafer through etching with a mixed solution of hydrofluoric acid and nitric acid; and etching the wafer surface with a mixed solution of  $K_2Cr_2O_7$ , hydrofluoric acid, and water (Secco etching). As FPD density in the wafer surface portion becomes higher, failure rate with regard to dielectric break-  
 30 down strength of oxide film increase (Japanese Patent Laid-Open (*kokai*) No. 4-192345).  
 2) LSTD (Laser Scattering Tomography Defect) denotes a defect existing in a wafer, and the scattering light due to the defect can be detected in the following manner. In that, a wafer is sliced from a grown silicon single-crystal ingot, and is then treated by the steps of: removing a damaged layer from the surface portion of the wafer through  
 35 etching with a mixed solution of hydrofluoric acid and nitric acid; and cleaving the wafer. When infrared light is introduced into the wafer through the cleavage plane, and light exiting from the wafer surface is detected, a scattering light due to the defects existing in a wafer can be detected. A scattering defect detected in this observation has already been reported at a meeting of an academic society or the like and is considered to be an oxide pre-  
 40 cipitate (J.J.A.P. vol. 32, p.3679, 1993). According to recent research, LSTD is reported to be an octahedral void.  
 3) COP (Crystal Originated Particle) denotes a defect which deteriorates the dielectric breakdown strength of oxide film a a central portion of a wafer and which is revealed as FPD in the case of treatment through Secco etching, but is revealed as COP in the case of cleaning in SC-1 (cleaning by using mixed aqueous solution of ammonia,  
 45 hydrogen peroxide, example of ratio is  $NH_4OH:H_2O_2:H_2O = 1:1:10$ ) which serves as a selective etchant. The pit has a diameter not greater than 1  $\mu m$  and is examined by a light scattering method.

- [0026] Since the density of defects such as FPD, LSTD, and COP has a correlation with the failure rate in terms of oxide dielectric breakdown voltage characteristics, these kinds of defects are all considered factors that degrade the oxide dielectric breakdown voltage characteristics. Accordingly, the FPD, LSTD, and COP must be reduced in order  
 50 to improve the oxide dielectric breakdown voltage characteristics of a silicon single crystal produced in accordance with the CZ method.

- [0027] The inventors of the present invention first conducted studies in order to reduce the size of defects. As a result, the inventors judged that coagulation of defects certainly occurs in the temperature zone of 1150-1080°C, and therefore if no time is given to defects to coagulate, the size of the defects can be reduced; and that such agglomeration of defects can be prevented through shortening the time for passing through the temperature zone of 1150-1080°C  
 55 which time has conventionally been set to 60 minutes or longer for gradual cooling. However, it is apparent that the mere change of the passing time causes an increase in the density of crystal defects and a degradation in the oxide dielectric breakdown voltage characteristics.

[0028] In view of the foregoing, the inventors of the present invention established a hypothesis. The present inventors



considered that when FPD, LSTD, and COP are detected, atomic level point defects are not observed but a group of defects having a relatively large size is detected. That is, there conceivably exists a lower limit for detection of FPD, LSTD, and COP. Therefore, if the speed of cooling a single crystal is made faster than that in the conventional method to thereby decrease the size of defects to a certain level or smaller, the size of FPD, LSTD, COP, etc. becomes very small, so that the detected density decreases and the oxide dielectric breakdown voltage characteristics can be improved.

**[0029]** In order to confirm the above-described hypothesis, the inventors of the present invention performed the following experiment and investigated the relationship between the time for passing through a temperature zone of 1150-1080°C and the density of defects, as well as the relationship between the time for passing through the temperature zone of 1150-1080°C and the oxide dielectric breakdown voltage characteristics in various cooling methods including a rapid cooling method that has not conventionally been employed. That is, a silicon single crystal was separated from silicon melt in the course of growth thereof, and pulled upward such that the crystal passed through the temperature zone of 1150-1080°C at a certain passing speed. A plurality of silicon single crystals were grown in the above-described manner while the passing speed was changed in order to change the speed of cooling the silicon single crystal. FIGS. 1 and 2 show the results of this experiment.

**[0030]** The temperature distribution within a crystal growing apparatus used in the experiment was measured in advance, and it was confirmed that the temperature zone of 1150-1080°C had a length of approximately 8 cm.

**[0031]** FIG. 1 shows the relationship between the speed at which a crystal passes through the temperature zone of 1150-1080°C and the density of FPD. When the passing speed is not greater than 4 mm/min, i.e., when the time for passing through the temperature zone of 1150-1080°C exceeds 20 minutes (the left half of FIG. 1), the FPD density increases with increasing the passing speed. By contrast, when the time for passing through the temperature zone of 1150-1080°C is not greater than 20 minutes (the right half of FIG. 1), the FPD density decreases with increasing passing speed. Through the investigation and experiment performed in this time, it was found that in the hatched region the size of FPD is small and the density of FPD is low.

**[0032]** This phenomenon conceivably occurs because the size of defects becomes very small due to extremely rapid cooling, so that the number of defects having sizes below the detection lower limit increases.

**[0033]** FIG. 2 shows the relationship between the speed of passing through rapid cooling temperature zone of a crystal and the good chip yield ratio in terms of the oxide dielectric breakdown voltage characteristics. When the passing speed is decreased or increased from 4 mm/min, the good chip yield increases drastically. This graph indicates that the oxide dielectric breakdown voltage characteristics can be improved through increase of the speed of cooling such that each portion of the crystal passes through the temperature zone of 1150-1080°C within 20 minutes.

**[0034]** Further, the present inventors found that, when the speed at which each portion of a silicon single crystal passes through the temperature zone of 1150-1080°C is increased to 8 mm/minute or greater, i.e., when the time for passing through the temperature zone of 1150-1080°C is shortened to 10 minutes or less, the size of defects generated in the silicon single crystal is further reduced, so that there can be obtained a silicon single crystal having an excellent oxide dielectric breakdown voltage characteristics and a low defect crystal in which the FPD density is not greater than 100 defects/cm<sup>2</sup> and the good chip yield in terms of oxide dielectric breakdown voltage characteristics is 90% or more.

**[0035]** However, there exist cases where a single crystal cannot be grown at a speed equal to or greater than 4 mm/minute or 8 mm/min. In such cases, the inside structure of a furnace of a crystal growing apparatus may be adjusted such that the length of a portion corresponding to the temperature zone of 1150-1080°C is made 2.0 cm or less. If the length of the portion of the single crystal corresponding to the temperature zone of 1150-1080°C is made 2.0 cm or less, the time for passing through the 1150-1080°C temperature zone can be shortened to 20 minutes or less, even when the single crystal is grown at an ordinary pulling speed. Thus, the density and size of crystal defects can be decreased to a desired level.

**[0036]** The inventors of the present invention had previously investigated another relationship between the thermal history of a crystal and crystal defects generated therein, which are described in Japanese Patent Application No. 8-26021 (Japanese Patent Application Laid-Open (*kokai*) No. 9-202684). From the investigation, the inventors had found that the time for passing through a temperature zone of 1250-1200°C affects formation of crystal defect nuclei, and thus confirmed that in the temperature zone of 1250-1200°C, formation of crystal defect nuclei can be suppressed when the time for passing through this temperature zone is shortened to not greater than 20 minutes.

**[0037]** Therefore, when the method in which the rapid cooling is performed in the temperature zone of 1150-1080°C is combined with the method in which the rapid cooling is performed in the temperature zone of 1250-1200°C, the formation of crystal defect nuclei is suppressed effectively, so that the density and size of defects can be decreased further.

**[0038]** However, there exist cases where the time for passing through a temperature zone of 1250-1200°C cannot be shortened to not greater than 20 minutes through a mere increase in the crystal growth rate. In such cases, the length of a portion corresponding to the temperature zone of 1250-1200°C is made 2.0 cm or less. If the length of the portion of the single crystal corresponding to the temperature zone of 1250-1200°C is made 2.0 cm or less, the time

for passing through the 1250-1200°C temperature zone can be shortened to 20 minutes or less, even when the single crystal is grown at an ordinary pulling speed. Thus, formation of crystal defect nuclei is suppressed, and the density and size of crystal defects can be decreased to a desired level.

5 [0039] Embodiments of the present invention will now be described in detail with reference to the drawings. FIG. 3 shows a rapid-cooling type crystal pulling apparatus used in the present invention which operates in accordance with the CZ method. As shown in FIG. 3, the crystal pulling apparatus 30 includes a pull chamber 31, a crucible 32 provided within the pull chamber 31, a heater 34 disposed around the crucible 32, a crucible-holding shaft 33 for rotating the crucible 32 and a rotation mechanism (not shown) for rotating the crucible-holding shaft 33, a seed chuck 6 for holding a silicon seed crystal 5, a cable 7 for pulling the seed chuck 6, and a winding mechanism (not shown) for rotating or  
10 winding up the cable 7. The crucible 32 includes an inner quartz crucible for containing a silicon melt 2 and an outer graphite crucible located outside the quartz crucible. A heat insulating cylinder 35 is disposed around the heater 34.

[0040] In order to establish operating conditions for the producing method of the present invention, an annular solid-liquid interface insulator 9 is arranged around the solid-liquid interface of a single crystal such that the insulator 9 extends from the outer periphery of the solid-liquid interface to the ceiling of the pulling chamber. A gap of a few  
15 centimeters is formed between the lower end of the insulator 9 and the surface 3 of the silicon melt 2, thereby heat dissipation can be suppressed around the interface. Further, the wall thickness of the insulator 9 is gradually decreased toward the ceiling so that the gap between the insulator 9 and the single crystal 1 being grown continuously increases toward the ceiling, thereby rapid cooling can be performed. Moreover, an upper insulator 8 is provided above the heater in order to block radiant heat from the heater.

20 [0041] Recently, a so-called MCZ method has often been employed. When the MCZ is employed, an unillustrated magnet is disposed outside the pull chamber 31 in a horizontal direction so as to apply a magnetic field to the silicon melt 2 in a horizontal or vertical direction or in a like direction. Through the application of a magnetic field to the silicon melt 2, convection of the melt 2 is suppressed to thereby stably grow a single crystal.

[0042] Next will be described a method for growing a single crystal through use of the crystal pulling apparatus 30  
25 of FIG. 3. First, a high-purity polycrystalline material of silicon is heated to its melting point (approximately 1420° C) or higher and is thus melted in the crucible 32. Next, the cable 7 is released until a tip end of the seed crystal 5 comes into contact with the surface of the melt 2 at a central portion or is immersed into the melt 2 at a central portion. Subsequently, the crucible-holding shaft 33 is rotated in an appropriate direction. At the same time, the cable 7 is rotated and wound up to thereby pull the seed crystal 5. Thus is started the growth of a single crystal. Then, through  
30 adequate regulation of the pull rate and temperature, a substantially cylindrical single-crystal ingot 1 can be obtained.

[0043] To achieve the objects of the present invention, the invention employs the following structural features. As shown in FIG. 3, the annular solid-liquid interface insulator 9 is disposed in the pull chamber 31 such that the solid-liquid interface insulator 9 surrounds the single crystal 1 and extends from a point in the vicinity of the surface of the melt to the ceiling of the pulling chamber. In addition, the upper insulator 8 is disposed above the heater 34. Further,  
35 when needed, a crystal-cooling device, for example, an unillustrated gas flow guide cylinder, may be provided above the insulator. A cooling gas is blown through the gas flow guide cylinder from above to thereby cool the single crystal 1. The gas flow guide cylinder may include a radiant heat reflector attached to a lower portion of the flow regulation tube.

[0044] As mentioned above, an insulator is arranged immediately above the surface of the melt with a predetermined gap formed therebetween, and the insulator has a structure to provide a clearance between a single crystal being  
40 grown and the upper portion of the insulator such that the clearance continuously increases upward. This structure yields a heat keeping effect in the vicinity of the crystal growth interface due to the radiant heat. At the upper portion of the insulator, cooling is effected rapidly in a specific temperature zone. In addition, an upper portion of the crystal is shielded from radiant heat from the heater or the like. As a result, the operating conditions for the producing method of the present invention are established in cooperation with control of the pulling speed of the crystal.

45 [0045] In addition to the gas flow guide cylinder, an air-cooled duct, a water-cooled tube, or a like device may be provided as a crystal cooling device, such that the device surrounds a crystal being grown so as to establish a desired temperature gradient in the crystal.

[0046] For comparison with the rapid cooling type crystal pulling apparatus used in the present invention, a conventional gradual-cooling type silicon single crystal pulling apparatus is shown in FIG. 4, and a conventional silicon single  
50 crystal pulling apparatus is shown in FIG. 5. Their basic structures are the same as that of the rapid cooling type crystal pulling apparatus used in the present invention (see FIG. 3). However, the apparatus shown in FIGS. 4 and 5 differ from the apparatus used in the present invention in terms of the presence/absence of the solid-liquid interface insulator and the upper insulator above the heater, and the position of the insulator.

## 55 EXAMPLES

[0047] The present invention will next be described by way of examples, which should not be construed as limiting the invention.

## Example 1.

[0048] A silicon single crystal was pulled through use of the crystal producing apparatus 30 shown in FIG. 3, whose furnace has a structure adapted to rapid cooling. Forty kg of polycrystalline material of silicon were charged into a quartz crucible having a diameter of 18 inches. A single crystal ingot having a diameter of 6 inches and orientation <100> was pulled in accordance with the CZ method.

[0049] The pulling of the single crystal ingot was performed under preset growth conditions such that the time for passing through the 1150-1080°C temperature zone was 12 minutes, the length of the 1150-1080°C temperature zone was 2.0 cm, and the speed of passing through the 1150-1080°C temperature zone (crystal pulling speed) was 1.67 mm/min.

[0050] Wafers were sliced from the thus-obtained single crystal ingot. The wafers were mirror-polished, yielding single-crystal mirror wafers of silicon. The thus-obtained mirror wafers were measured in order to determine the grown-in defects and the oxide dielectric breakdown voltage characteristics (C-mode). Table 1 shows the values of thus determined FPD, COP, and TZDB (Time Zero Dielectric Breakdown) [good chip yield in terms of oxide dielectric breakdown voltage characteristics].

[0051] The oxide dielectric breakdown voltage characteristics (C-mode) was measured under the conditions such that the thickness of oxide film was 25 nm, measurement electrodes were phosphorous-doped polysilicon, the area of the electrodes was 8 mm<sup>2</sup>, and current employed for judgment was 1 mA/cm<sup>2</sup>, and a chip that did not cause dielectric breakdown in an electric field of 8 MV/cm or below was judged to be good.

## Example 2:

[0052] A single crystal ingot was pulled under the same conditions and through use of the same apparatus as that used in Example 1, except that the pulling conditions were set such that the time for passing through the 1250-1200°C temperature zone was 12 minutes, the length of the 1250-1200 °C temperature zone was 2.0 cm, and the speed of passing through the 1250-1200°C temperature zone (crystal pulling speed) was 1.67 mm/min. The resultant values of thus obtained silicon wafer's FPD, COP, and TZDB are also shown in Table 1.

## Comparative Example 1:

[0053] A single crystal ingot was pulled at a pulling speed of 1.1 mm/min through use of the crystal pulling apparatus 40 shown in FIG. 4, whose furnace has a structure adapted to gradual cooling in the temperature zone of 1150-1080°C. Subsequently, mirror-polished wafers were produced from the thus-grown ingot and were measured in the same manner as in Example 1. The results of the measurement are also shown in Table 1.

[0054] The crystal pulling apparatus 40 shown in FIG. 4 has basically the same structure as that of the crystal pulling apparatus 30 used in Examples 1 and 2. However, in order to effect gradual cooling in the temperature zone of 1150-1080° C, a heat insulating cylinder 35 surrounding a heater 34 is extended upward, and a carbon ring 11 is placed thereon in order to prevent radiation of radiant heat from the crystal surface, thereby decreasing the cooling speed. Further, a part of the heat insulating cylinder 35 surrounding the heater 34 is cut away in order to provide a split portion 10 to thereby divide the heat insulating cylinder 35 into upper and lower portions. Thus, the high temperature zone between the melting point and 1200°C is cooled rapidly. The furnace having the above-described structure decreases the time for passing through the high temperature zone and increases the time for passing through the temperature zone of 1150-1080°C in comparison with the conventional rapid cooling method in Comparative Example 2.

## Comparative Example 2:

[0055] A single crystal ingot was pulled at a pulling speed of 1.25 mm/min through use of the crystal pulling apparatus 50 shown in FIG. 5, whose furnace has a conventional structure. Another pulling conditions were not set. In this case, no cooling device was disposed in the pulling apparatus. Subsequently, mirror-polished wafers were produced from the thus-grown ingot and were measured in the same manner as in Example 1. The results of the measurement are also shown in Table 1.

Table 1

Items Ex. No.	Type of pulling apparatus	FPD (defects/cm <sup>2</sup> )	TZDB (%)	COP (0.16μ m) (defects/cm <sup>2</sup> )
Example 1	1150-1080°C Rapid cooling type	about 200	about 90	about 10
Example 2	1250-1200°C Rapid cooling type	about 3	about 93	about 8
Comparative Example 1	1150-1080°C Gradual cooling type	about 400	about 80	about 100
Comparative Example 2	Conventional cooling type	about 1000	about 50	about 10

[0056] The present invention is not limited to the above-described embodiments. The above-described embodiments are mere examples, and those having the substantially same structure as that described in the appended claims and providing the similar action and effects are included in the scope of the present invention.

#### Claims

1. A method for producing a silicon single crystal in accordance with a Czochralski method, characterized in that the single crystal is grown in such that the time for passing through a temperature zone of 1150-1080°C is 20 minutes or less.
2. A method for producing a silicon single crystal in accordance with a Czochralski method, characterized in that the single crystal is grown such that the length of a portion of the single crystal corresponding to a temperature zone of 1150-1080°C in the temperature distribution is 2.0 cm or less.
3. A method for producing a silicon single crystal according to Claim 1 or 2, characterized in that the single crystal is grown such that the time for passing through a temperature zone of 1250-1200°C is 20 minutes or less.
4. A method for producing a silicon single crystal according to Claim 1 or 2, characterized in that the single crystal is grown such that the length of a portion of the single crystal corresponding to a temperature zone of 1250-1200°C in the temperature distribution is 2.0 cm or less.
5. A silicon crystal produced in accordance with the method according to any one of Claims 1 - 4.
6. A silicon wafer whose FPD density is not greater than 100 defects/cm<sup>2</sup>, whose good chip yield in terms of oxide dielectric breakdown voltage characteristics is 80% or greater, and whose COP density is not greater than 10 defects/cm<sup>2</sup>.



FIG. 1




FIG. 2




FIG. 3




FIG. 4





FIG. 5





European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 98 30 8020

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
1 A A,D	EP 0 747 513 A (SHIN ETSU HANDOTAI COMPANY LIMITED) 11 December 1996 * the whole document * & JP 08 337 490 A (SHIN-ETSU) ---	1-6	C30B15/00 C30B15/14 C30B29/06
1 X D	WO 97 26392 A (SHINETSU HANDOTAI KK; TAKANO KIYOTAKA (JP); IIDA MAKOTO (JP); IINO) 24 July 1997 * abstract * & JP 92 022 684 A (SHIN-ETSU) ---	5,6	
1 A	EP 0 503 816 A (SHIN ETSU HANDOTAI COMPANY) 16 September 1992 * column 5, line 13 - line 35 * ---	6	
1 A	NAKAMURA K ET AL: "Formation process of grown-in defects in Czochralski grown silicon crystals" JOURNAL OF CRYSTAL GROWTH, vol. 180, no. 1, September 1997, page 61-72 XP004087579 ---		TECHNICAL FIELDS SEARCHED (Int.Cl.6)
1 A	DE 39 05 626 A (MITSUBISHI KINZOKU KK) 31 August 1989 -----		C30B
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 8 December 1998	Examiner COOK, S
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03 82 (P04C01)



**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 30 8020

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

08-12-1998

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 747513	A	11-12-1996	JP	8337490 A	24-12-1996
			US	5728211 A	17-03-1998
-----					
WO 9726392	A	24-07-1997	JP	9202684 A	05-08-1997
-----					
EP 503816	A	16-09-1992	JP	2613498 B	28-05-1997
			JP	4285099 A	09-10-1992
			DE	69213792 D	24-10-1996
			DE	69213792 T	03-04-1997
			US	5834322 A	10-11-1998
-----					
DE 3905626	A	31-08-1989	JP	1215785 A	29-08-1989
			JP	2612019 B	21-05-1997
			JP	1313384 A	18-12-1989
			JP	2612033 B	21-05-1997
			JP	2097478 A	10-04-1990
			JP	2705809 B	28-01-1998
			JP	1961342 C	10-08-1995
			JP	2097479 A	10-04-1990
			JP	6096479 B	30-11-1994
			JP	2097480 A	10-04-1990
			JP	2705810 B	28-01-1998
			JP	2097481 A	10-04-1990
			US	4981549 A	01-01-1991
			US	5264189 A	23-11-1993
-----					

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82